A fabrication process of coplanar homojunction thin-film transistors ͑TFTs͒ is proposed for amorphous In-Ga-Zn-O ͑a-IGZO͒, which employs highly doped contact regions naturally formed by deposition of upper protection layers made of hydrogenated silicon nitride ͑SiN X :H͒. The direct deposition of SiN X : H reduced the resistivity of the semiconductive a-IGZO layer down to 6.2 ϫ 10 −3 ⍀ cm and formed a nearly ideal Ohmic contact with a low parasitic source-to-drain resistance of 34 ⍀ cm. Simple evaluation of field-effect mobilities ͑ sat ͒ overestimated their values especially for short-channel TFTs, while the channel resistance method proved that sat was almost constant at 9. Since the report by Nomura et al., 1 much efforts have been devoted to develop thin-film transistors ͑TFTs͒ using amorphous In-Ga-Zn-O ͑a-IGZO͒ for their active channels. Amorphous IGZO TFTs have excellent features such as high field-effect mobilities ͑ϳ10 cm 2 V −1 s −1 ͒, small subthreshold voltage swings, 2 good short-range uniformity owing to the amorphous structure, 3 and electrical stability better than hydrogenated amorphous Si ͑a-Si:H͒ TFTs. 4 Furthermore, a-IGZO TFTs are fabricated at low temperatures ͑Ͻ300°C͒ and most parts of the fabrication process are compatible with the existing technology employed for mass production of a-Si:H TFTs. These features make a-IGZO TFTs a promising candidate for active-matrix backplanes of future flat-panel displays ͑FPDs͒ such as large-size liquidcrystal displays and organic light-emitting diode ͑OLED͒ panels. 5, 6 For an application of a-IGZO TFTs to active-matrix backplanes, however, we still have some issues to be solved. One of the essential issues is that it is difficult to form good electrical contacts between an a-IGZO channel and source/ drain electrodes. For the source/drain electrodes of a-IGZO TFTs, various materials have been examined, which include Au/Ti, 2,3 Mo, 7 MoW, 8 Al, 9 Pt/Ti, 10 indium tin oxide ͑ITO͒, 1 and indium zinc oxide ͑IZO͒. 11 Park et al. 10 fabricated a-IGZO TFTs with Pt/Ti source/drain electrodes and found that the device performance of the a-IGZO TFTs was significantly improved by applying an Ar plasma treatment to the a-IGZO electrode regions prior to the deposition of the Pt/Ti electrodes. They attribute this improvement to reduction of the contact resistance between the a-IGZO channel and the Ti electrodes that resulted from electron doping to the a-IGZO contact regions by the Ar plasma treatment. Shimura et al. 12 investigated the contact resistance between a-IGZO channels and various source/drain electrodes, such as Ag, In, Ti, Au, Pt, ITO, and a-IZO, and observed that the contact resistance affected the drain current of TFTs. They also found that the contact resistance strongly depended on the carrier concentration of the a-IGZO films. Na et al. 9 reported that a highly conductive a-IGZO buffer layer helped to form a good Ohmic contact between a semiconductive a-IGZO channel and Al electrodes. These facts indicate that it is necessary to enhance the carrier concentration of an a-IGZO layer at the contact interfaces by depositing a highly conductive a-IGZO buffer layer or by a postdeposition process like an Ar plasma treatment in order to obtain a good Ohmic contact in a-IGZO TFTs.
To solve the contact issues in polycrystalline silicon TFTs, coplanar homojunction TFT structure has been reported, 13 but this fabrication process requires expensive doping techniques such as ion implantation, diffusion of impurities, and a high-temperature activation process. For a-IGZO, fabrication of coplanar homojunction TFTs has recently been reported by using plasma treatments such as Ar ͑Ref. 14͒ and H 2 ͑Ref. 15͒ plasma to form highly conductive a-IGZO source/drain regions. Park et al.
14 report improved performances such as a saturation mobility sat ϳ 5 cm 2 V −1 s −1 , but the Ohmic contact between the channel/source/drain a-IGZO and the wiring metal is not satisfactory. Furthermore, in general, the TFTs used for backplanes of FPDs must be covered with insulating layers ͑pro-tection layer͒ to protect themselves from the subsequent stacking of upper devices such as liquid-crystal cells and OLEDs and from the influence of an environment. It has been reported that the formation of upper insulating layers can easily affect conductivity of a-IGZO channels and TFT characteristics, which is usually thought to be a drawback of a-IGZO. Actually, we have observed that direct deposition of hydrogenated silicon nitride ͑SiN X :H͒ by plasma-enhanced chemical vapor deposition ͑PECVD͒ onto a semiconductive a-IGZO film increased its conductivity significantly.
In this letter, we report a simple technique to form a coplanar homojunction TFT, which does not require an extra fabrication process, by employing the above drawback of a-IGZO. It is realized as a natural consequence of the forma- tion of the protection SiN X : H layer, the deposition of the SiN X : H layer forms highly conductive a-IGZO source/drain regions in the same plane of the a-IGZO channel and solves the contact issues. Figure 1͑a͒ shows the structure of the bottom-gate-type coplanar homojunction a-IGZO TFTs. The TFTs were fabricated on a glass substrate ͑Corning 1737͒. Mo layers ͑100 nm thick͒ were sputtered as the bottom-gate electrodes and the wiring from the a-IGZO source/drain regions. A SiO X layer ͑200 nm thick͒ was deposited by PECVD at 340°C as a gate insulator. A semiconductive a-IGZO layer ͑30 nm thick͒ was deposited as a channel layer by direct-current magnetron sputtering using an 80% Ar/20% O 2 gas at room temperature ͑RT͒, followed by electrical isolation by wet etching to form channel region islands. A SiO X layer ͑100 nm thick͒ was deposited by radio-frequency magnetron sputtering at RT as mask SiO X islands that covered the channel regions. A SiN X layer ͑300 nm thick͒ and a SiO X layer ͑50 nm thick͒ were deposited sequentially in this order by PECVD at 250°C as a protection layer on top of the mask SiO X islands/a-IGZO layer structure. In the deposition process of the SiN X layer, the exposed areas of the a-IGZO layer ͑i.e., not covered with the mask SiO X islands͒ were converted to highly conductive source/drain regions. All the patterns were defined by photolithography and etching processes. The fabricated coplanar homojunction a-IGZO TFTs were subjected to post-thermal annealing in air at 270°C. Figure 1͑b͒ shows a plan-view optical microscope image of a fabricated TFT. The size of the mask SiO X island determines the designed channel length ͑L des ͒ and the size of the isolated a-IGZO island determines the channel width ͑W͒. The channel width was fixed at 60 m. L des was varied from 3 to 120 m. The electrical characteristics of the TFTs were measured with an Agilent 4156C precision semiconductor parameter analyzer in dark.
The resistivities of the a-IGZO regions with or without the effect of the SiN X : H deposition were measured using the van der Pauw configuration electrodes made of a stacked layer of Ti/Au/Ti ͑5/100/5 nm thick͒. We confirmed that the resistivity of the a-IGZO film covered with a SiO X mask island was 3.9ϫ 10 1 ⍀ cm even after the SiN X : H deposition. On the other hand, the resistivity of the a-IGZO film was decreased to 6.2ϫ 10 −3 ⍀ cm by the direct deposition of a SiN X : H layer. This is similar to the result reported by Son et al., 16 and also analogous to the hydrogen doping effects in another amorphous oxide semiconductor CdO· GeO 2 ͑Ref. 17͒ and crystalline ZnO. 18 The formation of shallow donor states by hydrogen doping is also confirmed by firstprinciples calculations for crystalline IGZO. 19 The present result suggests that incorporation of hydrogen forms shallow donor states also in a-IGZO. Figure 2͑a͒ shows transfer characteristics ͑drain-tosource current I ds as a function of gate-to-source voltage V gs ͒ of a TFT with L des =10 m and W =60 m measured at drain-to-source voltages ͑V ds ͒ of 0.001-10 V. The TFT shows an excellent performance with the subthreshold voltage swing ͑S͒ of 0.13 V decade −1 , the threshold voltage ͑V th ͒ of 0.13 V, and the on-to-off current ratio ͑I on / I off ͒ larger than 10 9 at V ds = 10 V, where V th was determined as a horizontalaxis intercept of a linear fitting to a I ds 1/2 -V gs plot. These values are comparable to those of previous reports.
2, 3 In addition, the slopes of the log I ds -V gs plots in the subthreshold region are very steep even at very small V ds down to 0.001 V, demonstrating that the coplanar homojunction TFT exhibits excellent switching characteristics in the wide range of operation voltage. Figure 2͑b͒ shows the output characteristics of this TFT. It shows excellent output characteristics with steep rise in the low V ds region.
The parasitic source-to-drain resistance ͑R sd ͒ and the effective channel length ͑L eff ͒ were evaluated using the channel resistance method 20 with TFTs having different L des . Figure 3͑a͒ shows the transfer characteristics at V ds = 0.1 V for TFTs with W =60 m and various L des =3-120 m. Using the transfer characteristics in Fig. 3͑a͒ at V ds Ӷ V gs , the total resistance ͑R tot ͒ of the TFTs are related to R sd and L eff by
where ⌬L is defined as L des − L eff , eff is the effective mobility, and C ox is the capacitance of the gate insulator per unit area. Figure 3͑b͒ shows the dependence of R tot on L des at V gs = 12-20 V. Based on Eq. ͑1͒, R sd and ⌬L were evaluated from the intersection point of the R tot -L des straight lines, as shown in the inset of Fig. 3͑b͒ . Thus the width-normalized R sd ͑R sd W͒ is evaluated to be 34 ⍀ cm. Note that this value is much lower than those reported previously ͓113 ⍀ cm ͑Ref. 8͒ and 330 ⍀ cm ͑Ref. 10͔͒. This observation confirms that very low Ohmic contacts are formed in the coplanar homojunction a-IGZO TFTs fabricated in the present process. The shrinkage of the channel length ⌬L = 1.5 m would be attributed to the critical-dimension loss in the patterning size of the mask SiO X islands and/or to the decrease in the channel length caused by hydrogen side diffusion from the edges of the mask SiO X islands.
The above results provide more reliable information about size effects of a-IGZO TFTs. Saturation mobilities sat are derived from the following equation under the condition V ds ӷ V gs − V th :
The L value is often taken as a designed channel length but it might give a large error to estimate sat especially for shortchannel TFTs. Figure 4 shows apparent sat evaluated using L des ͑ app ͒ and corrected sat using L eff ͑ eff ͒ at V ds =12 V. It shows that app increases with decreasing L des and becomes ϳ50% larger than those of the long-channel TFTs. However, eff is almost constant at 9.5 cm 2 V −1 s −1 down to L eff =4 m. The present results prove that the app values are not the real ones and are affected by the shrinking of the effective channel region. eff shows a trend to decrease with decreasing L eff , which is attributed to R sd . ch in Fig. 4 shows the channel mobility, which is defined as eff corrected further for R sd using the following equations: where g m ͑obs͒ and g m are the observed and the net transconductances, respectively. 21 Although there still remains a small drop in the ch -L eff plot for the shortest channel TFT, all the TFT characteristics are explained well by the constant channel mobility if the parasitic resistance and the shrinkage effect are considered.
In summary, coplanar homojunction a-IGZO TFTs were fabricated utilizing the deposition of a hydrogenated protection layer. The fabricated TFTs exhibited good performances such as sat = 9.5 cm 2 V −1 s −1 , V th = 0.13 V, S = 0.13 V decade −1 , and I on / I off Ͼ 1 ϫ 10 9 . The widthnormalized parasitic resistance ͑R sd W͒ was as low as 34 ⍀ cm. These results indicated that good Ohmic characteristics are obtained in this coplanar homojunction structure. 
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